



11) Publication number:

0 498 454 A2

**②** 

## **EUROPEAN PATENT APPLICATION**

21 Application number: 92102082.2

(51) Int. Cl.5: G06F 9/445

② Date of filing: 07.02.92


Priority: 08.02.91 JP 37861/91

Date of publication of application:12.08.92 Bulletin 92/33

Designated Contracting States:
 DE FR GB SE

- Applicant: MITSUBISHI DENKI KABUSHIKI KAISHA
   2-3, Marunouchi 2-chome Chiyoda-ku Tokyo(JP)
- Inventor: Nonami, Takayuki, c/o Mitsubishi Denki K.K. Tsusihinki Seisakusho, 1-1, Tsukaguchihonmachi 8-chome, Amagasaki-shi, Hyogo-ken(JP)
- Representative: Sajda, Wolf E., Dipl.-Phys. et al MEISSNER, BOLTE & PARTNER Widenmayerstrasse 48 Postfach 86 06 24 W-8000 München 86(DE)

- (54) Signal processing apparatus.
- (a) A signal processing apparatus is disclosed which includes a low speed ROM (9) for storing a plurality of signal procedures, a high speed RAM (4) used by a digital signal processor DSP (5), a control processor CPU (8) for transferring a signal procedures from the low speed ROM (9) to the high speed RAM (4), a digital signal processor DSP (5) for processing the signal procedures loaded in the high speed RAM (4). Accordingly, a signal processing apparatus of the present invention is constructed with low cost memory, then reduces manufacturing cost of the apparatus.



The invention relates to a signal processing apparatus which is applicable to a radio communication apparatus.

FIG. 4 shows a block diagram of a conventional signal processing apparatus as applied to a radio communication system. In FIG. 4, an analog output voice signal from a microphone 1 is converted to a digital signal in a linear codec 3. A digital signal processor (DSP) 5 executes a coding process, a data compression process and an error correction process according to the instruction stored in a high speed PROM 24 and outputs coded data to a radio modem 6. The radio modem 6 modulates the coding data received from DSP 5 according to the instruction from a control processor 8 which controls the devices in the signal processing apparatus and transmits the modulated radio signal to the base station (not shown) via an antenna 7.

In the case of receiving the radio signal from the base station, the radio signal is input to the radio modem 6 via the antenna 7. The radio modem 6 demodulates the modulated signal and sends it to the DSP 5. The DSP 5 decodes the coded signal according to the instruction procedure stored in the high speed PROM 24 and sends the decoded digital signal to the linear codec 3. The linear codec 3 converts the digital signal to an analog signal and sends the analog signal to a speaker 2.

FIG. 5 shows a block diagram of a second conventional signal processing apparatus which is also applied to radio communication systems. FIG. 5 is different from the FIG. 4 in that the high speed PROM 24 in FIG. 5 includes a plurality of different kinds of procedures. The DSP 5 selects one of the procedures stored in the high speed PROM 24 and controls the processes according to the selected procedure. In FIG. 5, the operation of the signal processing apparatus is otherwise the same as that of the FIG. 4. Therefore further detailed description is omitted.

As discussed above, this apparatus is designed so that the DSP 5 processes a plurality of procedures stored in the PROM 24. Since the DSP 5 operates at a high speed, the PROM 24 must also be operated at a high speed. But, the cost of the PROM 24 is very expensive because it must operate at very high speed. If the PROM 24 includes many procedures which are processed in the DSP 5, the cost will increase further.

Therefore, it is a primary object of the present invention to provide a signal processing apparatus in which a plurality of signal procedures are stored in a low cost and low speed ROM.

It is further object of the present invention to provide a signal processing apparatus in which a control processor CPU loads a plurality of signal procedures from the low speed ROM to the high speed RAM, and a digital signal -processor DSP processes the signal procedures loaded in the high speed RAM.

It is still further object of the invention to provides a signal processing apparatus using a low cost memory.

A signal processing apparatus according to the present invention includes a low speed ROM for storing a plurality of signal procedures, a high speed RAM used by a digital signal processor, a control processor CPU for transferring a signal procedures from the low speed ROM to the high speed RAM and a digital signal processor DSP for processing the signal procedures loaded in the high speed RAM.

FIG. 1 is a block diagram of a first embodiment of a signal processing apparatus of the present invention.

FIG. 2 is a block diagram of a second embodiment of a signal processing apparatus of the present invention.

FIG. 3 is a block diagram of a third embodiment of a signal processing apparatus of the present invention.

FIG. 4 is a block diagram of a first conventional signal processing apparatus.

FIG. 5 is a block diagram of a second conventional signal processing apparatus.

The operation of the first embodiment is explained hereinafter with reference to FIG. 1. An analog output voice signal from the microphone 1 is converted to a digital signal in a linear codec 3. A digital signal processor (DSP) 5 executes a number of different kinds of signal processes according to the instruction procedures stored in a programmable random access memory (PRAM) 4 and outputs the coded signal to a radio modem 6. The radio modem 6 modulates the coded data received from DSP 5 and transmits the modulated radio signal to the base station (not shown) via the antenna 7.

The received radio signal is input to the radio modem 6 via the antenna 7. The radio modem 6 demodulates the radio signal to derive the demodulated digital signal. The DSP 5 executes different kinds of signal processes according to the instruction procedures stored in PRAM 4 and outputs the decoded signal to the linear codec 3. The linear codec 3 converts the digital signal to an analog signal and sends it to the speaker 2. The speaker 2 converts the analog signal to voice output.

In FIG. 1, high speed PRAM 4 is a programmable random access memory which is used for DSP 5. A low speed ROM 9 stores a plurality of instruction procedures used in DSP 5 as well as the instruction procedures used in a control processor CPU 8. Control processor CPU 8 transfers the

40

50

55

10

15

20

25

30

40

45

50

instruction procedures from the low speed ROM 9 to the high speed PRAM 4 through DSP 5. The digital signal processor DSP 5 executes the instruction procedures stored in the high speed PRAM 4 which has been transferred from the ROM 9. In FIG. 1, the same reference numbers as used in the FIG. 4 refer to the same components or the corresponding components. Accordingly the detailed explanation of such components is omitted in connection with those having the same number.

In the usual operation of the digital signal processor DSP 5, each procedure is not processed at the same time but one of the procedures is selected from a plurality of the procedures. Then the digital signal processor DSP 5 executes the selected one of the procedures. Therefore, in the present invention, instead of storing the procedures in the high speed PROM 24 as shown in the conventional art of FIG. 5, the procedures are stored in the low speed ROM 9. The procedures loaded from the ROM 9 into the high speed PRAM 4 when needed by the CPU 8 using interprocessor communication between the CPU 8 and the digital signal processor DSP 5. The CPU 8 lets the digital signal processor DSP 5 start after verifying the complete loading of the procedures into the high speed PRAM 4 from the ROM 9.

In the above embodiment, the signal procedures are independent from other signal procedures. In this case, the procedure for processing the signal must be substituted entirely if another signal procedure is selected. Therefore it is necessary to transfer a large amount of data from the ROM 9 to PRAM 4. If there are some common procedures in the plurality of the signal procedures, the common procedures can be used without being substituted between the plurality of the signal procedures.

In the above embodiment, PRAM 4 is provided external to the DSP 5, but can be incorporated within DSP 5, if DSP 5 has its own internal RAM. In this case the circuit configuration can be further simplified.

In the above embodiment, voice coding procedures are described, but the present invention may be also applied to data transmission, facsimile transmission and other applications which do not use voice signals. In this case, the applicable data procedures are also stored in the ROM 9.

FIG. 2 is a block diagram of a second embodiment of a signal processing apparatus of the present invention. In FIG. 2, an analog signal is input to or output from a handset 1a which includes a microphone and speaker. A digital signal is input through a digital interface circuit 10. The digital interface circuit 10, such as an RS-232 interface, is connected to external digital devices, such as a personal computer. An analog signal such as fac-

simile signal is input from an analog interface 11 such as RJ-11. In the low speed ROM 9, data transmission procedure and facsimile procedure are stored as well as voice processing procedure. A linear codec 3 converts the analog signal to a digital signal and the digital signal to an analog signal. The DSP 5 executes different kinds of signal procedures including analog procedures and digital procedures according to the signal procedures stored in the high speed PRAM 4 which are transferred from the low speed ROM 9 by the CPU 8 using interprocessor communication.

In the above embodiment, the DSP 5 processes the base band signal and may also perform part of the functions of the radio modem 6.

FIG. 3 is a block diagram of a third embodiment of a signal processing apparatus of the present invention. In this embodiment, the DSP is divided into two portions a DSP-1 indicated by number 5 and a DSP-2 indicated by number 15. The DSP-1 operates to process the base band signal. The DSP-2 operates to process the modem signal. The PRAM is also divided into two portions PRAM-1 indicated by number 4 and PRAM-2 indicated by number 14. The CPU 8 transfers the baseband procedure from the low speed ROM 9 to the high speed PRAM-1, and the DSP-1 processes the base band procedure using procedure stored in the PRAM-1. The CPU 8 also transfers the modem procedure from the low speed ROM 9 to the high speed PRAM-2, and the DSP-2 processes the modem procedure using the procedure stored in the PRAM-2.

33

### Claims

- 1. A signal processing apparatus for processing digital signals, comprising:
  - a random access memory (RAM)(4, 14) for a digital signal processor (DSP)(5, 15);
  - a read only memory (ROM)(9) for storing signal procedures for use in a digital signal processor (5, 15) and a control processor (CPU)(8);
  - a control processor (8) for controlling all devices in the signal processing apparatus, and transferring the signal procedures from the ROM (9) to the RAM (4, 14);

and

- a digital signal processor (8) for executing the signal processing according to a plurality of signal procedures stored in the RAM (4, 14) which are transferred from the ROM (9).
- 2. The apparatus according to claim 1, further

### comprising:

 a linear codec (3) which is connected to the input of the DSP (5, 15) and converts an analog signal into a digital signal or a digital signal into an analog signal.

5

- 3. The apparatus according to claim 1 or 2, further comprising:
  - a modem (6, 16) which is connected to the output of the DSP (5, 15) and modulates or demodulates the signal.

10

- 4. The apparatus according to any of claims 1 to 3, further comprising:
  - a digital interface (10) which is connected to the input of the DSP (5, 15) and interfaces an outgoing signal and an incoming signal.

15

- 5. The apparatus according to any of claims 1 to 4, further comprising:
  - a modem (6, 16) which is connected to the output of the DSP (5, 15) and modulates or demodulates the signal.

25

20

- **6.** The apparatus according to any of claims 2 to 5, further comprising:
  - an analog interface (11) which is connected to the input of the linear codec (3) and interfaces the outgoing signal and the incoming signal.

30

- The apparatus according to claim 6, further comprising:
  - a modem (6, 16) which is connected to the output of the DSP (5, 15) and modulates or demodulates the signal.

40

35

45

50

55








FIG. 1









This Page Blank (uspto)



# Europäisches Patentamt European Patent Office Office européen des brevets



11) Publication number:

0 498 454 A3

(12)

### **EUROPEAN PATENT APPLICATION**

(21) Application number: 92102082.2

(51) Int. Cl.5: G06F 9/445

② Date of filing: 07.02.92

(3) Priority: 08.02.91 JP 37861/91

43 Date of publication of application: 12.08.92 Bulletin 92/33


Designated Contracting States:
DE FR GB SE

Date of deferred publication of the search report:
27.01.93 Bulletin 93/04

- Applicant: MITSUBISHI DENKI KABUSHIKI KAISHA
   2-3, Marunouchi 2-chome Chiyoda-ku Tokyo(JP)
- Inventor: Nonami, Takayuki, c/o Mitsubishi
   Denki K.K.
   Tsusihinki Seisakusho, 1-1,
   Tsukaguchihonmachi
   8-chome, Amagasaki-shi, Hyogo-ken(JP)
- Representative: Sajda, Wolf E., Dipl.-Phys. et al MEISSNER, BOLTE & PARTNER Widenmayerstrasse 48 Postfach 86 06 24 W-8000 München 86(DE)

- (94) Signal processing apparatus.
- © A signal processing apparatus is disclosed which includes a low speed ROM (9) for storing a plurality of signal procedures, a high speed RAM (4) used by a digital signal processor DSP (5), a control processor CPU (8) for transferring a signal procedures from the low speed ROM (9) to the high speed RAM (4), a

digital signal processor DSP (5) for processing the signal procedures loaded in the high speed RAM (4). Accordingly, a signal processing apparatus of the present invention is constructed with low cost memory, then reduces manufacturing cost of the apparatus.





# EUROPEAN SEARCH REPORT

Application Number

EP 92 10 2082

i		DERED TO BE RELEVAN	Relevant	CLASSIFICATION OF THE	
Category	Citation of document with inc of relevant pass		to claim	APPLICATION (Int. Cl.5)	
X	EP-A-O 404 474 (PION CORPORATION) 27 December 1990 * column 1, line 25 figures 1A,1B,3 *	- column 12, line 29;	1-7	G06F9/445	
A	NL pages 47 - 50 M. VLAJNIC ET AL.:	Universal DSP Board'	1-7		
A	EP-A-0 270 680 (FANI 15 June 1988 * the whole documen		1		
			,	TECHNICAL FIELDS SEARCHED (Int. Cl.5)	
				G06F	
	The present search report has	een drawn up for all claims			
	Place of search	Date of completion of the search		Exerciser  FONDEDSON A T	
X:PY:Pd A:to O:n	THE HAGUE	25 NOVEMBER 1992		FONDERSON A.I.	
CATEGORY OF CITED DOCUMENTS  X: particularly relevant if taken alone Y: particularly relevant if combined with another document of the same category A: technological background O: non-written disclosure		E : earlier patent é after the filing other D : document cite L : document cited	T: theory or principle underlying the invention E: earlier patent document, but published on, or after the filing date D: document cited in the application L: document cited for other reasons  A: member of the same patent family, corresponding		